hello,
when configiure the cpri 5x link rate, the sys_clock should be 245.76M or 307.2M. it means if the input reference clock is 122.88M, then the SD_PLL_B8_CFG.MPY_B8 and SD_PLL_B4_CFG.MPY_B4 should be set 20x or 25x?
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
