This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

dual rank DDR3 components for Keystone II

Other Parts Discussed in Thread: 66AK2H12

Does 66AK2H12 support dual rank DDR3 components, such as Micron MT41K256M16-125 (8Gb, x16), on both its DDR3A and DDR3B interfaces?   Do they support multiple, dual rank components connected using Fly-By routing?   For example, if we want to use two of the above Micron devices for 32-bit data interface.      Are there any restrictions we need to understand using dual rank (e.g. speed de-rating)?

thanks,

Scott

  • Hi Scott,

    Both DDR3A and DDR3B are designed to support dual-rank implementations and each DDR3 interfaces includes the two CE signals needed for the Marvell part. I'm assuming that you are referring to the twin-die version of the DDR3 component based on the MT41K256M16. For a wider bus you can connect these devices in a daisy chain fashion for the address and command signals. You will notice that the memory component has two chip enables but only one differential clock input. Connect the clock input to DDR3xCLKOUTP0/N0 for this type of memory. 

    The only problem I see is that the component you selected is a low-voltage DDR3L which operates at an IO voltage of 1.35V. Currently the 66AK2H12 is only specified to operate with 1.5V DDR3 components.

    Regards, Bill

  • Bill,

    Thanks for the reply.     The Micron twin die MT41K512M16 is backward compatible to 1.5V IO and supply voltage.   And, we will operate it at 1.5V.

    Scott