• State Answer Suggested
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 98 subscribers
  • Views 631 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OMAP3530 GPIO interrupt to DSP

Muez Berhane Reda
Prodigy 130 points

Other Parts Discussed in Thread: OMAP3530

Dear all,

I want to use rising edge of GPIO pin 144 (GPIO5 [16] ) as an interrupt to DSP on OMAP3530 system.I have read the OMAP3530 TRM and I have followed the steps :

1. The GPIO channel must be configured as input by the output enable register (write 1 to the
corresponding bit of the GPIOi.GPIO_OE register).


2. Rising-edge interrupt/wake-up enable register (write 1or 0 to the corresponding bit of GPIOi.GPIO_RISINGDETECT)

3. Interrupts from the GPIO channel must be enabled in the interrupt 2 enable register (write 1 to the
corresponding bit of GPIOi.GPIO_IRQENABLE2 register) to IVA2.2 subsystem.

In addition, I have used HWI module to setup an interrupt to the DSP CPU. I have mapped the event number of GPIO5 module , #77, to HWI_INT5 and added an ISR function in the configuration file (.tcf).

Finally I have enabled HWI_INT5 and HWI interrupt.

The ISR function is not getting called. What am I missing?

I have read on TI forum that there is no CSL support for OMAP3530. Is there a library/ module for GPIO interrupt utility for OMAP3530?

any help is appreciated.

regards,

Muez

  • 0
    Prodigy 130 points

    Hi,

    I figured out the problem. I was mapping the GPP address of the registers to DSP's MMU, which was not necessary because there is an L4 interconnect address entry in the MMU and the registers are in that address space that is already mapped.

    So follow the steps in my first post to get GPIO interrupts to DSP of OMAP3530.

    regards,

    Muez

  • 0
    Prodigy 130 points

    Hi

    I figured out the problem. I was mapping the GPP address of the configuration registers into DSP's MMU, which was not necessary because there is an L4 interconnect address entry already mapped in the MMU and the address of the registers is in that address range.

    So, follow the steps from my first post to get GPIO pin interrupts to DSP of OMAP3530.

    regards,

    Muez

  • 0 in reply to Muez Berhane Reda
    Prodigy 130 points

    Hi

    Another problem:

    GPIO of OMAP3530 can generate interrupt to ARM and C64x DSP and have two different interrupt enable and status registers for each processor.

    It works fine when both enable registers are enabled. But when I disabled interrupt enable register of ARM for the GPIO pin, I dont receive any GPIO interrupts to DSP. I have no idea why.

    regards,
    Muez