Hello all,
I am working on devkit8500 board from Embest. kernel version 2.6.32.
I am trying to perform a simple Digital Loopback test to check McBSP1 interface.
I was able to build a simple driver, and load it successfully. The transmitter part is working, but due to some reason the RRDY bit in SPCR1 reg is always 0, and hence I am unable to get anything on the receiver section.
Here are the configuration settings I used:
struct omap_mcbsp_reg_cfg *config;
config = (struct omap_mcbsp_reg_cfg *)kmalloc(sizeof(struct omap_mcbsp_reg_cfg), GFP_KERNEL);
/*Digital Loopback*/
config->xccr |= (DILB);
config->xcr2 |= (XPHASE);
config->rcr2 |= (RPHASE);
- all the other bits are in there reset state.
I went through section 21.4.2.4.3 of the TRM Rev. R, and decided to go with the reset values.
1. What are the appropriate settings required for operating McBSP in DLB mode?
Please guide.
Regards
Sujan