Hi
Im using Omap L138 and am adjusting the speed of the peripherals, i have some questions regarding the PLL1 clocks. Currently my setting for PLL1 are as follows (OSCIN : 24Mhz).
I would want the spi1 clk to be > 50Mhz, but am unable to acheive this, could anyone plz check what am i doing wrong.
i understand the SPI1 is driven by PLL1_sysclk2 which is 150Mhz in my case. so i should obtain 75Mhz as input to spi.
PLLREF : 24
PLLM : 25
This makes Async2_domain clk : 150Mhz
Async3_CLKSRC : PLL1_sysclk2
Postdiv : 2
PLLDIV1 : 1
PLLDIV2 : 2 --> sysclk2 : 150Mhz
PLLDIV3 : 3