Hi Champs,
According to the design guide and user guide, the PCIECLK input clock requirements is more precise than the PCI Express Card Electromechanical Specification (eg. duty cycle 45/55 vs. 40/60).
Is it acceptable for the case that input clock confirmed to meet the spec from backplane? Or it's must to follow TI design guide requirement?
Regards,
Anfernee