Hi all, I have some question about L1P cache.
1.
The SPRUFK5.pdf( TMS320C674x DSP MegamoduleReference Guide ) describe that L1P memory is divided into two regions (denoted L1P region 0 and L1P region 1) and the size of region 1 is less than the size of region 0. But what's the essential difference between them and which register control the size of the two region ?
And I also read SPRS563B.pdf (OMAP-L137 Low-Power Applications Processor) . The doc show a memory map , DSP L1P RAM is mapped to two region (0x00E0 0000 --- 0x00E0 7FFF and 0x11E0 0000 --- 0x11E0 7FFF ) , and I wander whether the two differnce zone denote the two diffence region?
2.
SPRUFK5.pdf( TMS320C674x DSP MegamoduleReference Guide ) describe that L1P architecture allows the size of L1P cache to be selected at run time by L1PCFG Register . Can L1P be split into 16K SRAM and 16K cache simultaneously? If the case is practical , where is the SRAM mapped ? In this mode . How does C674x core fetch the ins package?( L1 SRAM ---> L!P RAM ---> core or L1 SRAM ---> core directly? )