• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 99 subscribers
  • Views 475 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

For use in connection RMII of EMAC of AM335x

M.H
Genius 5960 points

Hi.

Please reply to the following questions about use in connection rmii of EMAC of AM335x.

Is it necessary that is set to "1" GMII_EN of MACCONTROL Register?

In addition, RMII circuit or be reset by GMII_EN when GMII other?

Best Regards,

hamada

  • 0
    TI__Mastermind 25235 points

    Hi,

    hamada said:
    Is it necessary that is set to "1" GMII_EN of MACCONTROL Register?

    The TRM states that in order for the GMII TX and RX to be operational you need to set the GMII_EN bit in the relevant MACCONTROL register.

    hamada said:
    In addition, RMII circuit or be reset by GMII_EN when GMII other?

    I'm sorry, I'm not sure I understand this question. Could you please be more specific?

    Best regards,
    Miroslav

  • 0 in reply to Miroslav Kiradzhiyski XID
    Genius 5960 points

    Hi, Miroslav.

    Thank you for your reply.

    I'm sorry to have shifted more to understand.

     

    Can be found in such as the following for GMII_EN the data sheet.

     

    GMII Enable -

    0 - GMII RX and TX held in reset.

    1 - GMII RX and TX released from reset.

     

    May be indicated as described above, I had thought in the register it is only relevant if you are using the GMII, has nothing to do if you want to use the RMII to register here.

    Do not have any problem in the recognition that the GMII_EN = 1 in RMII use?

    Thank you enough for your answer.

    Best regards.

    hamada

     

     

     

     

     

     

     

  • 0 in reply to M.H
    TI__Mastermind 25235 points

    Hi,

    I'm not able to find anything about this in the TRM, but judging by this post by -DK- the GMII_EN bit should affect both interfaces.

    Best regards,
    Miroslav

  • 0 in reply to Miroslav Kiradzhiyski XID
    TI__Guru 63035 points

    There are two Ethernet slivers, one for each port.  CPSW_SL1 is located at address 0x4A10_0D80 and CPSW_SL2 is located at address 0x4A10_0DC0. Each sliver has a MACCONTROL register with the GMII_EN bit.

    Regards,
    Paul