• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 99 subscribers
  • Views 359 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Would the OSD and SCD algo affects the RPE performance in DSP?

Haoran Li1
Expert 1850 points

Hi,

   I am now using EVM8168 with DVRRDK4.0.  Recently I have found the performance of the RPE framework in DVRRDK is much slower than the RPE in EZSDK.  But I don't know why.  Since the cache configuration and the heap, stack configurations for the DSP in these two senarios are the same, I don't regard that as a cache issue.

   As far as I know, the OSD and SCD library are linked into the firmware binary (*.ae674) when we built the dvr_rdk.  I wonder whether these 2 algorithms (alglinks) would deteriorate the dsp performance, even if they are NEVER created, linked and invoked into our demo.

   And I have a few questions which are technically connected to this issue:

   1. How to check the DSP runtime occupancy rate?  A "top"/"sys_top" utilitiy in Linux enables me to check the ARM occupancy, but I don't know how to deal with the DSP.

   2. How to disable the OSD and SCD algs in the DSP side and how to make sure they are no longer cost my DSP cycles?  Shall I modify the makefile and prevent them from linking into the firmware by cle6x?  Or, would it work to save my DSP computational resources, say, simply prevent creating the algLink in my ARM applications?

   I am sincerely looking forward to your reply.

Naorah

Nov/22/2013

  • 0
    TI__Guru 59700 points

    Scd and osd will have absolutely no impact on load if they are not running.You can get load of c674 by using the cpu load link control cmd.Refer implementation of Vsys-printDetailedStatistics api to see how to print dsp cpu load

  • 0 in reply to Badri Narayanan
    Expert 1850 points

    Hi Badri,

        Yes, you are right.  I tried to disable SCD algs by set the "ALG_LINK = " in rules_c674.mk and have redo the test.  Nothing was happened.  The performance of my algorithm is as poor as before.

    Naroah

    Nov/24/2013

  • 0 in reply to Haoran Li1
    TI__Expert 6950 points

    Check RPE task (DSP) loading via Vsys statistics print. Those tasks will be covered under misc tasks. This will help to check real DSP side loading. If DSP loading is not the issue, profiling of calls in from A8 side should be done to get a clear picture.

    dvr rdk is not adding anything specific to worsen RPE behavior.

  • 0 in reply to Sivagamy Govindasamy
    Expert 1850 points

    Hi Sivagamy,

        Thank you for your reply.

        Actually, I have checked the statistics and tried to disable other DSP algorithms like SCD and OSD in my test application.  Since my xDM-compliant algorithm in RPE@EZSDK is identical with the one in RPE@DVRRDK, I suppose that there should be some crucial differences between the DSP cfg file in EZSDK and the one in DVRRDK.  However, I am not familiar with this java-based xDC configuro issue and I can hardly know what options in the cfg file are technically related to my issue.  Moreover, I have the MAR-bit (cache enable) setting checked and sorrowly find nothing different.

        And I take pains in dealing with this issue.  Trying to profiling some more information from ARM side, I also post another thread which is highly related to this one:

        http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/717/t/304778.aspx

        Could this issue be a cfg problem?  Could you give me some advices and tips?

        I am sincerely looking forward to your reply.

    Naroah

    Nov/25/2013