I have some doubt for the configuration of the C6678 interrupts.
1)The interrupt service table (IST) is shared from the 8 core? Or every core should have his own IST?
2)EDMA3 and Hyperlink receive interrupts from CIC2 and CIC2. So these pheripherals should have their own IST?