• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 322 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[Advisement] Benefit the Keystone against FPGA

Kaka
Guru 24520 points

Hi community member,

Now, we promote the Keystone devices for customer which have used the FPGA for their application.  They requested us that show the benefit by using the keystone devices for their application instead of  FPGA.

I know that you have provided the document which explains about FPGA vs DSP in SPRA879.pdf file and have provided the spreadsheet for C6678.  If they decide the some usage of peripherals and cores, they will be able to fill out this spreadsheet. However, they do not estimate those values now.  But we need to show more specifically information such as power consumption in worst case(using full core pacs). 　

Then do you have a good document which show the benefit by using Keystone in generally?

At this time, I think that DSP has a benefit for power consumption and cost against FPGA in generally.  If possible, I would like to show the documents which compared DSP and FPGA in terms of Power consumption and other benefits.

Best regards.

Kaka

  • 0
    TI__Expert 6815 points

    Hello Kato,

    I will talk strictly from a power perspective. I can tell you that using all corepacs with full (100%) utilization is a highly unrealistic usage scenario. 100% utilization for a corepac means that each of its 8 execution units will execute one instruction every cycle all the time. The corepacs will invariably experience stalls and periods of idle time during a typical application. Compound that with the fact that the DSP no longer needs to b heavily involved in specialized functions like packet classification and packet modification which can be offloaded to the Network Co-processor (NetCP).

    The end user needs to analyze their system for what they expect would be the worst case peripheral and CorePac utilization and plug the numbers in the spreadsheet accordingly. Using unrealistically high numbers will result in overestimating power and overestimating the requirements of your power supply design.

    The application note linked from the power spreadsheet will give you more details on % utilization.