In the ethercat linker cmd file the line
tiesc.eeprom_cache > DDR3
does not appear to place eeprom_cache into DDR2 according to the map file. This:
.bss_ddr2 : { tiescbsp.obj (.bss:eeprom_cache) } > DDR2
may work better.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.