• State Resolved
  • Locked Locked
  • Replies 6 replies
  • Subscribers 98 subscribers
  • Views 699 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Performance counter on OMAP5, is it PMUv2 based?

Chao11
Intellectual 335 points

Hi,

In the Cortex A15 TRM Revision r4p0, it says the PMU on A15 is based on PMUv2 architecture. And on this page (http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0438i/CHDCHAED.html), it shows a bunch of PMUv2 events. (start from 0x10). For example, the 0x13 is "memory access".

But in Chapter 29.6 of OMAP5 TRM, the pmu events are the same as OMAP4. For example, the 0x13 is "java byte code executed", not "memory access".

Why is the difference? I guess maybe the A15 on OMAP5 is of an earlier revision?

My purpose of using PMUv2 event is to count "memory access", is there anyway to achieve this on OMAP5 other than using PMU?

Thank you very much!

  • 0
    Intellectual 335 points

    Is this the right forum to ask this question?

  • 0 in reply to Chao11
    TI__Guru**** 161600 points

    Hello,


    The table PMU Events in OMAP5430 TRM contains mistakes (due to reuse from OMAP4 as you stated, it will be fixed in the future releases). It is better to refer to ARM Cortex-A15 MPCore Technical Reference Manual.

    Regarding your second question, besides PMU, I can recommend to see if CCS provides such debug functionality.  After connecting to Cortex A15 take a look at Tools menu (Tools->Hardware Trace and Access Analysis & Tools->System Analysis). For further information about CCS Features you can post in Code Composer Forum: http://e2e.ti.com/support/development_tools/code_composer_studio/f/81.aspx


    Best Regards,

    Yordan

  • 0 in reply to Yordan Kovachev
    TI__Guru**** 161600 points

    Forgot to mention the revision of Cortex A15 that OMAP5 uses is r2p2, but that TRM is not included on ARM site, so I would recommend to read ARM Cortex A15 MPCore r2p1 TRM.

    Regards,

    Yordan

  • 0 in reply to Yordan Kovachev
    Intellectual 335 points

    Thank you very much Yordan. Do you know how's the software support for PMU on OMAP5? Does this release have native support for linux perf tool? Or is there any release provide such support? Thanks again.

  • 0 in reply to Chao11
    TI__Guru**** 161600 points

    Hello,


    The android release you pointed out uses kernel3.4; if you dig inside its sources you can see that perf tool is part of this kernel, look at kernel/android-3.4/tools/perf, so in short yes this command should be supported. Though you may need to enable it, when building android kernel.

    Inside the kernel/android-3.4/tools/perf/Documentation, there are guides on how to work with this tool. You can also check: https://perf.wiki.kernel.org/index.php/Tutorial

    And as a final note I'd recommend using the newer version of android release for OMAP5 uEVM: http://www.omappedia.com/wiki/Panda5AJ.1.5.1_Release_Notes.

    Best Regards,

    Yordan

  • 0 in reply to Yordan Kovachev
    Intellectual 335 points

    Thank you very much!