This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SRIO INTERFACE BETWEEN TWO PORTS

Hi,

My aim is to do data transfers between two 6670 evms. I am working on sriodioisrexample project.I have made the basic changes like changing from loopback mode to normal mode. I am able to get port ok for ports 1,2 and 3 but not port 0. This is because of port 0 gone bad in my EVM which I clarified later.But I am unable to do data transfer. How to run the code i.e, is it  in both the evm codes should be run at the same time? I worked on sriotputbenchmarkingproject with the help of document and was able to do data transfer for different combinations. For sriodioisrexample there is no such document or readme file? I want to change the port width from srio_lanes_form_one_4x_port to srio_lanes_form_four_1x_ports and use port 1 for data transfer(one port sufficient) because my port 0 has gone bad? What registers I have to change to get this configuration? Also where I have to provide source Id and destination Id for data transfer? These two are my main questions.Can you please suggest me the changes to be done on the code to be run on two EVMs assuming source Id as 0xDEAD and destination ID as 0xBEEF and making portwidth as srio_lanes_form_four_1x_ports and portnumber=1.

Please help me out because I am afraid I have wasted enough time on detecting my port 0 has gone bad on one EVM board.

                   Thanks in advance