My design utilizes a very stable 10 MHz reference clock as the main PLL clock source on the C6748. However, I see the C6748 requires a 12 MHz minimum input clock. Any suggestions on how I can multiply this input clock to meet the C6748 PLL requirements?
Thanks,
Tobyn