This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

10 MHz external clock input

My design utilizes a very stable 10 MHz reference clock as the main PLL clock source on the C6748.  However, I see the C6748 requires a 12 MHz minimum input clock.  Any suggestions on how I can multiply this input clock to meet the C6748 PLL requirements?

Thanks,

Tobyn

  • Hi Tobyn,

    You need to use clock multipliers for that and make sure it is of the correct amplitude -- 1.2V at the output.

    Most of the Clock multipliers are comes up with 3.3V output, you need to use voltage divider resistor to bring down the voltage to 1.2V .Please refer the C6748 LCDK schematics for more details.

    You can check with TI for suitable clock multipliers

    http://www.ti.com/lsds/ti/clocks-timers/clock-generators-products.page

    Regards

    Antony

    • --------------------------------------------------------------------------------------------------------
      Please click the Verify Answer button on this post if it answers your question.
      --------------------------------------------------------------------------------------------------------