This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to configure the dsi1 when use 2 data lanes for panda board

Other Parts Discussed in Thread: SYSCONFIG

Hi,

We use panda board es rev B2, We have a panel that need use 2 data lanes mipi-dsi

Now, we configure board-omap4panda.c in the below:

static struct omap_dss_device lcd_nt35516_cpt_050lk01 = {
 .name = "050LK01",
.driver_name = "050lk01",
 .type = OMAP_DISPLAY_TYPE_DSI,
 .data = NULL,
 .phy.dsi = {
 .clk_lane = 1,
 .clk_pol = 1,
 .data1_lane = 2,
 .data1_pol = 1,
 .data2_lane = 3,
 .data2_pol = 1,
 .data3_lane = 0,
 .data3_pol = 1,
 .data4_lane = 0,
 .data4_pol = 1,

but it's doesn't work. (If panel use 4 data lanes. It's work)

thanks,

Regards

  • Hi Chris,

    You have to calculate the throughput for your resolution and timings, and see what have to change in the timings in order to make 2 lane configuration work .

    Regards,

    Boyko

  • Thank you for your reply

    I refer the omap4460 spec, I think our timing is correct,  because it's work when I use 4 data lane(video mode)

    So, what else need to configure?

    Our dsi1 configuration is show in below:(panel resolution: 540x960, HBP:10 HFP:10 VBP:86 VFP:230)

    //CLK:

    - DSS -
    dpll4_ck 1536000000
    DSS_FCK (DSS_FCLK) = 1536000000 / 9 = 170666666
    - DISPC -
    dispc fclk source = DSI_PLL_HSDIV_DISPC (PLL1_CLK1)
    fck 44200000
    - DISPC-CORE-CLK -
    lck 44200000 lck div 1
    - LCD1 -
    lcd1_clk source = DSI_PLL_HSDIV_DISPC (PLL1_CLK1)
    lck 44200000 lck div 1
    pck 44200000 pck div 1
    - LCD2 -
    lcd2_clk source = DSS_FCK (DSS_FCLK)
    lck 42666666 lck div 4
    pck 42666666 pck div 1
    - DSI1 PLL -
    dsi pll source = dss_sys_clk
    Fint 2400000 regn 16
    CLKIN4DDR 1060800000 regm 221
    DSI_PLL_HSDIV_DISPC (PLL1_CLK1) 44200000 regm_dispc 24 (on)
    DSI_PLL_HSDIV_DSI (PLL1_CLK2) 44200000 regm_dsi 24 (on)
    - DSI1 -
    dsi fclk source = DSI_PLL_HSDIV_DSI (PLL1_CLK2)
    DSI_FCLK 44200000
    DDR_CLK 265200000
    TxByteClkHS 66300000
    LP_CLK 5525000

    //dss

    DSS_REVISION 00000040
    DSS_SYSCONFIG 00000000
    DSS_SYSSTATUS 00000001
    DSS_CONTROL 00000103

    //dsi1_regs

    DSI_REVISION 00000030
    DSI_SYSCONFIG 00000015
    DSI_SYSSTATUS 00000001
    DSI_IRQSTATUS 00000000
    DSI_IRQENABLE 0015c000
    DSI_CTRL 00eaeb99
    DSI_GNQ 01926936
    DSI_COMPLEXIO_CFG1 6a000ba9
    DSI_COMPLEXIO_IRQ_STATUS 00000000
    DSI_COMPLEXIO_IRQ_ENABLE 3ff07fff
    DSI_CLK_CTRL a0346004
    DSI_TIMING1 7fff7fff
    DSI_TIMING2 ffff7fff
    DSI_VM_TIMING1 0000d00c
    DSI_VM_TIMING2 0402dc54
    DSI_VM_TIMING3 034803c0
    DSI_CLK_TIMING 00001110
    DSI_TX_FIFO_VC_SIZE 13121110
    DSI_RX_FIFO_VC_SIZE 13121110
    DSI_COMPLEXIO_CFG2 00030000
    DSI_RX_FIFO_VC_FULLNESS 00000000
    DSI_VM_TIMING4 00487296
    DSI_TX_FIFO_VC_EMPTINESS 1f1f001f
    DSI_VM_TIMING5 0082df3b
    DSI_VM_TIMING6 7a6731d1
    DSI_VM_TIMING7 000a0009
    DSI_STOPCLK_TIMING 00000080
    DSI_VC_CTRL(0) 20808791
    DSI_VC_TE(0) 00000000
    DSI_VC_LONG_PACKET_HEADER(0) 00000000
    DSI_VC_LONG_PACKET_PAYLOAD(0) 00000000
    DSI_VC_SHORT_PACKET_HEADER(0) 00000000
    DSI_VC_IRQSTATUS(0) 00000004
    DSI_VC_IRQENABLE(0) 000000db
    DSI_VC_CTRL(1) 20800f80
    DSI_VC_TE(1) 00000000

    DSI_VC_LONG_PACKET_HEADER(1) 00000000
    DSI_VC_LONG_PACKET_PAYLOAD(1) 00000000
    DSI_VC_SHORT_PACKET_HEADER(1) 00000000
    DSI_VC_IRQSTATUS(1) 00000000
    DSI_VC_IRQENABLE(1) 000000db
    DSI_VC_CTRL(2) 20808d81
    DSI_VC_TE(2) 00000000
    DSI_VC_LONG_PACKET_HEADER(2) 00000000
    DSI_VC_LONG_PACKET_PAYLOAD(2) 00000000
    DSI_VC_SHORT_PACKET_HEADER(2) 00000000
    DSI_VC_IRQSTATUS(2) 00000000
    DSI_VC_IRQENABLE(2) 000000db
    DSI_VC_CTRL(3) 20808d81
    DSI_VC_TE(3) 00000000
    DSI_VC_LONG_PACKET_HEADER(3) 00000000
    DSI_VC_LONG_PACKET_PAYLOAD(3) 00000000
    DSI_VC_SHORT_PACKET_HEADER(3) 00000000
    DSI_VC_IRQSTATUS(3) 00000000
    DSI_VC_IRQENABLE(3) 000000db
    DSI_DSIPHY_CFG0 0716090d
    DSI_DSIPHY_CFG1 42030822
    DSI_DSIPHY_CFG2 b8000005
    DSI_DSIPHY_CFG5 e7000000
    DSI_PLL_CONTROL 00000000
    DSI_PLL_STATUS 00000383
    DSI_PLL_GO 00000000
    DSI_PLL_CONFIGURATION1 5ee1ba1f
    DSI_PLL_CONFIGURATION2 00656008

    thank

    regards