• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 98 subscribers
  • Views 224 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Question about tracing DDR2 memory for the processor DM6467

Pavel Babkin
Prodigy 60 points

Hello.


I have a question about length DQGATEH net. Length DQGATEH=Length CK+average Length DQS2 and DQS3

(CK+(DQS2+DQS2_N+DQS3+DQS3_N/4)) is written in the datasheet (SPRS403H december 2007 - revised june 2012). In my project I have only 1 DDR2 memory, so DQS2, DQS3 should be pull up/down through 1K resistor (page 212 datasheet). And in this page in scheme connection between DDR_DQGATE2 and DDR_DQGATE3 is drawn (for example for dm648 DDR_DQGATE2 - NC and DDR_DQGATE3 pull down through 1K resistor).

If it's really need connect DDR_DQGATE2 and DDR_DQGATE3 what is the length of this connection should be (should I add DQS2, DQS3 length? )?