Hi, Champ,
According to C553x TRM SPRUH87C Page-450, there is CLKFACK bit in Control Register (CTRLR).
So, could you please let me know how it works when I set it to "1" (enabled)?
Thanks in advance for your cooperation.
Best regards,
j-breeze
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi, Champ,
According to C553x TRM SPRUH87C Page-450, there is CLKFACK bit in Control Register (CTRLR).
So, could you please let me know how it works when I set it to "1" (enabled)?
Thanks in advance for your cooperation.
Best regards,
j-breeze
Hello J-breeze,
This register bit in the USB Control register allows for fast responding to the clock stop request. If this bit is enabled, this module will return a clock stop ack in the next clock cycle and not wait for current DMAs to finish.
The system will need to be tolerant of a possible loss of the DMA request if this occurs.
Hope the above information helps.
Regards
Vasanth
Hi Vasanth,
Thank you for your information.
So, is there any case that I should use the fast responding?
If you have any, please let me know.
Best regards,
j-breeze
Hello j-breeze,
This bit may not be relevant at IP level as clock stop and clock stop acknowledge is taken care at system level.
As mentioned in the specification, at System level there exists a clock stop/ACK register, to request the clock stop for the peripheral, and peripheral sends the clock stop Acknowledge which will be registered and accordingly stops the clock to the respective peripheral.
Hope the above information helps
Regards
Vasanth