Where can i find help regarding settings related to DDR2 memory(on a custom board) during generating AIS image.
If you need any further information regarding the hardware, just let me know
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Where can i find help regarding settings related to DDR2 memory(on a custom board) during generating AIS image.
If you need any further information regarding the hardware, just let me know
Hi Taqi,
Please refer DDR spread sheet from the following TI wiki
http://processors.wiki.ti.com/index.php/Programming_mDDR/DDR2_EMIF_on_OMAP-L1x/C674x
Hi Taqi,
In the Bootloader app. notes of AM1808, http://www.ti.com/lit/an/spraba5c/spraba5c.pdf, you will find some information on DDR setting in section 5.3.4.
Regards,
Shankari
-------------------------------------------------------------------------------------------------------
Please click the Verify Answer button on this post if it answers your question.
--------------------------------------------------------------------------------------------------------
Hi Shankari,
I have already read this section before.
"Values entered for each DDR register are directly programmed to the corresponding register by the
bootloader."
This section is only describing the purpose of these register. But i want to know from where can i calculate the address that is to be entered in the required memory registers ?
Hi Stalin,
Thank you for referring that excel file, Finally figure out where the register values are. Now i'm working out how to insert the valid values. I will let you know if i stuck at any point.
In the spread sheet, what are the below field for ?
Hi,
This are the fields used in SDCR register (SDRAM configuration register) for programming the DDR2/mDDR controller for attached your mDDR/DDR2 memory.
From TRM Section 15.4.3,
The SDRAM configuration register (SDCR) contains fields that program the DDR2/mDDR memory
controller to meet the specification of the attached DDR2/mDDR memory. These fields configure the
DDR2/mDDR memory controller to match the data bus width, CAS latency, number of internal banks, and
page size of the attached DDR2/mDDR memory. Writing to the DDRDRIVE[1:0], CL, IBANK, and
PAGESIZE bit fields causes the DDR2/mDDR memory controller to start the DDR2/mDDR SDRAM
initialization sequence.
Please refer AM18xx Technical reference manual to know in detail.
http://www.ti.com/general/docs/lit/getliterature.tsp?literatureNumber=spruh82a&fileType=pdf
I have matched the
But i don't know what that control registers are for, so i have used the default setting.