This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[Capture Issue] I can only get static pictures, not a video

Hi,

   I am now using EVM8168 + Custom FPGA board, with DVRRDK4.0.  I managed to generate dummy 1080p30 BT1120 frame from FPGA and send it into the VIN0 Port of DM8168.  Now I could capture a ColorBar and display it on HDMI monitor, so I think I have successfully generated a BT1120 frame by FPGA.

   However, I find something strange in my experiments:  Although the colorbar picture seems perfect, the pitcure on HDMI monitor would not be freshed once I dump another picture(frames) from FPGA to the VIN0 Port.  It seems the VIN0 only get the first frame of my dummy video source.  The picture would not change until I restart the usecase.

And these are my procedure:

  1. Configure the FPGA (It would continuously send 1080p30 ColorBar frames into VIN0).

  2. Start my 1080p30 VIN0 Port capture usecase:  The ColorBar would immediately be displayed on HDMI monitor.

  3. DO NOT STOP THE USECASE

  4. Reconfigure the FPGA with another video stream (monochromatic "colorbar")

  5. The picture on HDMI would NOT change at all.  (ColorBar)

  6. Restart the capture usecase.

  7. The monochromatic "colorbar" could be displayed properly.


  I have no idea about this.  According to the serial terminal, it seems that the usecase runs perfectly: no error, no warnings.

   Could you give me a hand?

Naroah

Mar/20/2014

  • Ok, I've gotten my issue sloved.

    Because of the bad Clk Timing, the VPSS would hang occasionally.  By revising my FPGA HDL, I've got the active video frame.  it's nothing about DM8168.

    Naroah

    Mar/20/2014

  • Hi Naroah,

     

    Were you seeing any overflow because of the bad clock?

     

    Rgds,

    Brijesh

  • Hi Brijesh,

         I do see "Overflow" when feeding the VIN0A_CLK with a bad clock; it would continuously ("overflow-bulk") cast overflow warning to my terminal.  And then, the DM8168 VPSS would hang.

         Trying to improve the quality of my Clock, I could then capture the frames.  And the overflow issue only occurs once I tried to restart my FPGA FSM.

    Naroah

    Mar/21/2014

  • Hmm, I suddenly realize something illogical:

        1. When feeding the DM8168 with the worst 148.5MHz clock yesterday, the capture usecase works as if nothing is wrong.  No errors, no warnings.  But I could only get a static frame.

        2. When feeding the DM8168 with a better clock, the capture usecase would cast some "Overflow" warning occationally.  And I could get the active video frame.

        3. When feeding the DM8168 with the best clock, the capture usecase only casts "overflow" once I tried to restart my FPGA.  Also, an active video can be captured.

        I tried to reproduce the Case 1 today.  However, this time, the DM8168 would cast "overflow bulk" continuously and the system hangs after a few seconds.

        Anyway, now I could get my usecase run properly and capture a dummy video ("flow-colorbar").

        Thank you for your support.

    Naroah

    Mar/21/2014