• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 100 subscribers
  • Views 357 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Fast Boot on K2H06 device

Charles H
Intellectual 895 points


I am trying to get some info on how to increase the boot time on the Keystone II..One of the issues is loading the device from NOR or NAND..Can you answer on what would be the fastest hardware approach to increasing the boot time?

  • selection of NOR and/or NAND FLASH components for the fastestLinux boot sequence
    • I noticed yesterday a recent errata for the K2Hxx with several boot related issues cited
    • parallel NOR FLASH appears to be the fastest interface, but is limited to 64MBytes of address space.  For our application we need about 128MBytes… is it possible in the Keystone II to boot from a parallel NOR that is larger than 64MB using a paging register (e.g. in a CPLD)?  If not, what would be the fastest NAND FLASH solution?
    • Charles
  • 0
    TI__Mastermind 42545 points

    Hi Charles, 

    As with many of the questions we get, there isn't just one answer. You will need to tailor the boot code to optimize the process for speed. NOR flash will boot faster then NAND but the EMIF16 boot mode doesn't set the PLLs and uses the slowest possible access times to ensure that any NOR flash can be supported. As part of your boot code you will probably want to load a small boot program that sets the PLLs, initializes the DDR3, sets the EMIF configuration for the fastest access supported by your NOR and launches a secondary boot process that loads the UBOOT from the NOR. Once UBOOT is loaded you can then determine the fastest method of loading the entire OS and file system.

    Each of the EMIF16 CS signals can be used to physically address either 32MB of x16bit NOR flash or 16MB of x8 NOR Flash. If you wanted to address 128MB of external NOR, you would have to use all four CS lines. External logic or GPIOs could be used to control upper address lines on larger devices if you wanted to create a paging scheme but that would have to be managed by your software.

    Regards, Bill