BALL RESET REL. STATE in "0(PU)" on AM3352

Nomo

Hello,

What does mean "0(PU)"?
At page 48 of the AM335x datasheet, BALL RESET REL. STATE of the WARMRSTn pin is "0(PU)".
Is this a typo?

Best Regards.

Nomoto

0 Biser Gatchev-XID over 11 years ago

Hi Nomoto-san,

Yes, this may be a typo. You can report it using the "Submit Documentation Feedback" link at the bottom of the PDF document page.

0 Nomo over 11 years ago in reply to Biser Gatchev-XID

Guru 16800 points

Hello Biser-san,

Thank you for your reply.
I see it is typo.
So, which is correct 0(PD) or 1(PU)?

Best Regards.

Nomoto

0 Biser Gatchev-XID over 11 years ago in reply to Nomo

Update from factory team:

This is not a mistake. The only terminal with 0(PU) is WARMRSTn which will be driven low immediately after PWRONRSTn is released.

Processors forum