• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 303 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LSU SRCID

Thomas Rakesh
Intellectual 390 points

Hi ,

Could anyone please explain about SRCID based LSU interrupts.What does SRCID mean and is there any mapping from SRCID to Corepac number of DSP/ LSU/Shadow Registers.

My application uses only one core.

Thanks in advance,

Thomas

  • 0
    TI__Mastermind 28085 points

    Hi Thomas,

    SRCIDs are assigned to Individual cores in software.  Cores can have multiple SRCIDs (16 available), but a given SRCID can only be used by one core.  In this way, the cores undestand which interrupt bits they must service.  For example, if core 4 is assigned SRCIDs 10 and 11, then ICSR bits 10, 11, 26, and 27 must be routed to core 4 using the ICRR.

    If you need more information about SRCID, refer SRIO user guide

    http://www.ti.com/lit/sprugw1b

    Thanks,