• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 99 subscribers
  • Views 295 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CS2 for C6746

Monsef Daniel
Prodigy 60 points

I

Hello,


Hello,

I have a problem with CS2, The chip select strobe is generated whenever I do a write to CS2 address space. However, once I combine it with a read to the same address space, I do not get a CS strobe for both write and read. I kept the configuration for this port as the default configuration, I also have used CS3 in similar way and configuration but I do not see this behavior. The strobe is always present when CS3 address space is selected. I did not enable the extended wait state.  CS2 is needed for NOR flash boot.

thanks

Monsef

  • 0
    TI__Guru** 116100 points

    Hi Monsef,

    Have you configured "CE2CFG" register for strobe mode ?

    Refer the chapter 20.2.5 & 20.2.5.5 in TRM to know more,

    What are you trying to do?

    Are you trying to boot from NOR and facing any issues?

  • 0 in reply to Titusrathinaraj Stalin
    Prodigy 60 points

    Hello Titus,

    Thanks for the quick response. Yes, I have a NOR flash that uses chip select two. I ported existing program for NOR flash with read/write/boot function that worked with the C6712. When the write to the flash did not work., I noticed that the read cycle does not get generated while the write cycle worked fine as long as no read function included. Chip select two is configured properly. I had the address space for the flash start at address 0x6000 0000. Out of despair, I changed the address space for the flash to start at 0x6100 0000.  The read I/O works fine  with the write I/O at address 0x61xx xxxx. The write to the NOR flash worked OK too. I am satisfy with that since I do not need all address space assigned to chip select two. I still like to know why the address space 0x60xx xxxx behave unexpectedly. When I have SELSTRB_ENABLE, I get as many as 64 chip select sequence with one write command. The NAND is disable for chip select two and extended wait is also disable..

    Monsef