This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66AK2H interconnect

Guru 10570 points

Hello.
I would like to ask you about how does the EDMA(TC) access go through what route.

I have refered Table 7-1 in datasheet. (sprs866e: P194)
- EDMA0_TC0_RD/WR passes bridge_2 when it accesses AEMIF16 and BootROM.
- EDMA0_TC1_RD/WR passes bridge_3 when it accesses AEMIF16 and BootROM.
It seems bridges are fixed by each TCs.

Question)
- Can I think EDMA0_TC0_RD/WR always passes bridge_2 (and EDMA0_TC1_RD/WR always passes bridge_3) when it access CorePacX_SDMA ?
- Can I specify the bridge by program when I access using TCs?
Or, is it scheduled automatically by switch fabric for optimal management?

Best regards, RY

  • RY,

    Yes, the will have to go through Bridge 2 and Bridge 3 respectively.  These are 256:128b bridges w/ a 1:1 clocking between TeraNet3_C (which EDMA0 resides on) and TeraNet3_A (which AEMIF16 resides on.)

    No, you cannot specify the bridges when configuring an EDMA TC.  Instead you'd choose which EDMA TC you'd want to use.  Typically for AEMIF16 accesses, you'd probably use EDMAn where n is 1, 2 or 3 (not 0 or 4.)  

    Best Regards,
    Chad