According document SPRABI1A—April 2011 (DDR3 design requirements for keystone) in table 56 it is stated that DSP pin K1 is solely connected to the ODT pin at SDRAM#1. I believe it must also be connected to SDRAM#2.
Am I wrong or is this a typo?
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
