• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 382 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

192MHz SDR Mode support for omap-hsmmc driver

Ramesh071
Intellectual 620 points

Hi,

I'm working omap5 based DRA7xx EVM.

I want to add the 192MHz clock, 8-Bit, SDR mode support  in my u-boot omap-hsmmc driver.

Kindly help me to add this support.

Thanks

Ramappa

  • 0
    TI__Genius 10965 points

    Hi,

    You can start from the following paragraph in the device TRM:

    25.4.12.2 Generation on Rising Edge of MMC Clock
    This mode increases setup timings and allows reaching higher bus frequency. This feature is activated by
    setting the MMCHS_HCTL[2] HSPE bit to 1. The controller must be set in this mode to support SDR
    transfers.

    Take a look at sub-chapter: 25.4.13 Sampling Clock Tuning

    And tunning of the MMCHS_PVHSSDR12 register.

    Check the device TRM for more information about the requred registers.

    Regards,

    Boyko