Hi,
In the datasheet's features section, the Data bus width of SDRC Memory Controller
is written as 16 or 32-bit, but in the DDR2 Memory Controller feature described
in page 105 states only about "Data bus width 16 bits".Is this a typo?
And I think there is some mistake in Schematics described in Figure 6-18 and Figure 6-19,
the figure is named as DDR2 Single-Memory for two memories, DDR2 Dual-Memory for a single connection.
Are two these two connections related to normal mode(Normal mode DDR 32 Bit) and Reduced package mode DDR 16 Bit
described in SPRUGR0 manual(page 700).
Thankyou.