• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 244 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MCASP FIFO

Li Michelle
Expert 1335 points

Hi, we use DM8168 EVM, RDK4.0.

How can I access the MCASP0 register?

The base addr of MCASP0  register is 0x48038000?

Thanks.

  • 0
    TI__Guru**** 170625 points

    Hi Li,

    Li Michelle said:
    How can I access the MCASP0 register?

    You need to enable the McASP0 clock from the device PRCM registers:

    CM_ALWON_MCASP0_CLKCTRL[1:0] MODULEMODE = 0x2 (enable)

    Li Michelle said:
    The base addr of MCASP0  register is 0x48038000?


    Yes, this is the base address of the McASP0 CFG/config port accessed from the Cortex-A8 ARM and L3/L4 interconnect. The McASP0 base address of the DAT/data/DMA port is 0x46000000. See the below wiki page for more info regarding the CFG and DAT port:

    http://processors.wiki.ti.com/index.php/McASP_Tips#Port_inconsistency

    Regards,
    Pavel