C674x L1P cache

Krzysztof Mikoda

Hi,

Lastly I've been strugling with enabling L1P cache in C674x and it seems I'm doing something wrong cause I can't start L1P caching.

Due to guidelines in the user guide ( as far as I understood it ) its enough to write into L1PCFG register (0x01840020) values between 0x1 to 0x7 to set appropriate cache size. By doing this nothing happens, looking into Code Composer Studio's memory view the L1P cache area all the time is filled with 0x0, but I suppose it should contain code which is going to be cached.

Does anyone can give me any hint where should I look, or any suggestions?

Regards

over 15 years ago

0 tlee over 15 years ago

TI__Guru 62975 points

Krzysztof,

Are you using BIOS? If so, the steps in this wiki article for C64x should be very similar to C674x: http://wiki.davincidsp.com/index.php/Enabling_64x%2B_Cache

Also, there is a demo under Debugging for viewing cache in CCS: http://tiexpressdsp.com/index.php/Quick_Tips

-Tommy

0 Brad Griffis over 15 years ago

TI__Guru*** 125430 points

Krzysztof Mikoda said:
looking into Code Composer Studio's memory view the L1P cache area all the time is filled with 0x0, but I suppose it should contain code which is going to be cached.

You should be looking at the address of the code (i.e. in L2 or external memory). If the code has been cached it will show up highlighted in the memory window assuming you're using CCS 3.3 or later.

Processors

Processors forum

C674x L1P cache