• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 97 subscribers
  • Views 319 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ddr2 read and write

SudhaJ
Intellectual 465 points

Hi,

I am working with DDR2 memory. I have did the initialization for interfacing it to EMIF controller on AM335x.

Now i have a doubt. In the DDR2 Memory datasheet, there are  set of command functions to activate bank, read, write,burst read with auto precharge etc.

For eg. To issue read command- I should signal the following : [CS ="L",RAS ="H",CAS ="L", WE ="H", BA0, BA1, BA2=Bank, A10="L", A0 to A9=Column Address]. How to give signal from EMIF controller to DDR Memory. All of these are Output signals from EMIF controller. To make CS as low, what should i do? How to send signal through a particular pin?

Looking forward for your reply.

Regards,

Sudha J

  • 0
    TI__Mastermind 25235 points

    Hi Sudha,

    Our hardware engineer is currently on vacation, so I'll forward this to the factory team.

    Best regards,
    Miroslav

  • 0 in reply to Miroslav Kiradzhiyski XID
    Intellectual 465 points

    Hi Miroslav,

    I resolved the things with the help of ti e2e community.

     1GB of external memory mapped to address 0x80000000.  Performing a read or write to that memory space with the CPU (or DMA, etc) will cause the EMIF to transparently perform the necessary commands.  So for example, if you connect JTAG and open a memory window to address 0x80000000 you should be able to force activity by writing to the memory window, refreshing the memory window, etc.

    Appreciate your help.

    Thanks and Regards,

    J Sudha