McSPI1: Setting EN bit in CH0CTRL does not set TXS bit in CH0STAT

Fred Carter

Other Parts Discussed in Thread: SYSCONFIG

After configuring the McSPI as shown, the TXS bit is not being set. Any ideas?

- - - - -

McSPI1_MCSPI_SYSCONFIG
00000319
McSPI1_MCSPI_SYSSTATUS
00000001
McSPI1_MCSPI_IRQSTATUS
00000000
McSPI1_MCSPI_IRQENABLE
00000000 00000000
McSPI1_MCSPI_SYST
00000000
McSPI1_MCSPI_MODULCTRL
00000003
McSPI1_MCSPI_CH0CONF
20060BBC
McSPI1_MCSPI_CH0STAT
00000000 <-- No change.
McSPI1_MCSPI_CH0CTRL
00000201 <-- Set EN bit
McSPI1_MCSPI_TX0
00000000
McSPI1_MCSPI_RX0
00000000

- - - - -

Regards,

Fred

over 12 years ago

0 Miroslav Kiradzhiyski XID over 12 years ago

TI__Mastermind 25235 points

Hi Fred,

This is what the TRM says about the TXS bit of the MCSPI_CH(i)STAT register:

The bit is set when enabling the channel i

I'm not sure if that means that the bit is set during the process of enabling the channel or after the channel has been enabled. I'll ask someone from the factory team to explain a bit further.

Best regards,
Miroslav

0 Miroslav Kiradzhiyski XID over 12 years ago in reply to Miroslav Kiradzhiyski XID

TI__Mastermind 25235 points

Hi again, Fred,

The response from the factory team is that the TXS bit of the MCSPI_CH(i)STAT register gets set if the FORCE bit in MCSPI_CH(i)CONF register is set before setting the EN bit of MCSPI_CH(i)CTRL register.

Best regards,
Miroslav

Processors

Processors forum

McSPI1: Setting EN bit in CH0CTRL does not set TXS bit in CH0STAT