• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 573 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

question about mcbsp2 IIS problem in omap4460?

wenyuan Zhou
Prodigy 90 points
Other Parts Discussed in Thread: TLV320AIC3007

HI All,


I am trying to integrate tlv320aic3007 audio codec on custom board have omap4460. I am using kernel version 3.10.

I am using mcbsp 2 for a interface to tlv320aic3x,and for control lines i2c-4.MCBSP2 act as master;Now, tlv320aic3007 is working for palyback;but not capture;I want to know how to configure the registers on support IIS McBsp2 data transmission format?

Please Reply this.

Regards

  • 0
    TI__Mastermind 29520 points

    Hello Wenyuan,

    #Q: I want to know how to configure the registers on support IIS McBsp2 data transmission format?

    - I suggest you to follow the presented workaround in this post - http://e2e.ti.com/support/omap/f/849/t/282955.aspx

    McBSP2 is clocked by a functional clock (CLKS or CLKX) and an interface clock (MCBSP2_ICLK).

    See register:
    CM1_ABE_MCBSP2_CLKCTRL[25:24] CLKSEL_SOURCE

    Only the CLKX signal is connected by mcbsp2_clkx pads. The CLKR signal is connected to the CLKX
    signal. These signals are used like functional clocks by the intermediary of the SRG.

    I check for tlv320aic3x driver. Refer to following files:

    sound/soc/omap/n810.c

    sound/soc/codecs/tlv320aic3x.c

    sound/soc/codecs/tlv320aic32x4.c

    arch/arm/mach-omap2/board-n8x0.c

    See the attached file with necessary clock configuration for MCBSP2 - 8182.McBSP_clk_set.txt

    See the described I2S configuration in section 24.5.4.8.4 Frame Phases (Dual-Phase Frame I2S Support) of OMAP4460 TRM.

    Best regards,

    Yanko