This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

KeyStone I PCIe Electrical compliance testing

For the KeyStone I Device, how is the PCIe Electrical compliance testing performed?

Can the PIPE Loopback be used with PCIe test equipment for it?

Can the PCIESS generate or detect the signal patterns for BER testing?

Best regards,

Daisuke

 

  • Hi,

    Please give me an answer as soon as possible. Your prompt reply would be appreciated.

    Best regards,

    Daisuke

     

  • Hi Daisuke,

    We are working with expert to answer this post. We thank you for your patience.

  • Hi Rajasekaran K,

    Thank you for your reply.

    Were there any information?

    Best regards,

    Daisuke

     

  • Hi Daisuke-san

    We are providing the response for information purpose only, there might not be any additional support collateral available around this. 

    For the KeyStone I Device, how is the PCIe Electrical compliance testing performed?

    The testing was performed as required by the PCI SIG – The DUT transmitter is connected to a standard load board and a high-bandwidth sampling scope running a standard pcie test script is used to observe the transmitter electrical performance under a variety of conditions.

    Can the PIPE Loopback be used with PCIe test equipment for it?

    No, there is no user-controllable way to engage a PIPE-level loopback 

    Can the PCIESS generate or detect the signal patterns for BER testing?

    Yes, PCIESS has pattern-generating capabilities built in for the necessary testing. Note that the pattern is the PCIE compliance pattern and not 2^7-1, 2^31-1, etc. patterns generally used in BERT

    Hope this helps.

     Regards

    Mukul 

  • Hi Mukul,

    Thank you for your reply. Sorry for my late reply.

    Best regards,

    Daisuke