User wants to reduce peak at edge of signal of SDIO clock and data.
Is there any register to control peak signal shape?
Or, is there any register to control current of SDIO clock/data signals?
If there is no such register, how to reduce the peak of edge of the signals?
Best regards,
Hayden