This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

6678 SRIO

使用的是DSP TI C6670和C6678与SRIO( IDT1848)交换芯片连接,速率为5G,端口为port0:4X。 问题: 1.SRIO初始化完后,.DSP与交换芯片lane 同步时有时lane同步不上(有时为正常4 lane,有时为3个lane或者2个lane);请问是什么原因?

  • Hi,

    I am not understand your script. Please post your questions in English.

    Please provide following information:

    1. Have you using EVM or custom board?

    2. Share your setup conection detail?

    Thanks,

     

  • hi,we use the DSP TI C6670 and C6678 with SRIO Switch chip(IDT1848)  connected, line rate of 5gbps, port0 4x lane . We use board of ourself.
    After the SRIO initialization, DSP lane cannot sync with the switch chip, also,sometimes  work as 3lane or 2 lane or 4lane; I want to know what the reason is. Thanks!

  • Hi,

    For my understanding you have configured C6670 SRIO as 4x port, operation for (1) 4x port. Is it correct?

    Have you using TI provide example project for your testing? If yes, please share the project detail.

    Thanks,

  • no ,we have configured C6670 SRIO as 4x port,but found only one or two lane is OK,and we send maintaince write command ,sometimes it is failure,and report a  respond time error.

    we didn't use TI example project,and now we will use TI provide example project to test.

  • we use  TI example project, SRIO_EXTERNAL_LINE_LOOPBACK,and find some error.

    I think the dsp send error format control symbol, right?

    Thanks,

    MESSAGE from 0x820d4000 to 0x c012000, 512 bytes, 3101 cycles, 1320 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x c00a000, 1024 bytes, 2273 cycles, 3604 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x c03a000, 2048 bytes, 3796 cycles, 4316 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x c002000, 4096 bytes, 5061 cycles, 6474 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82001e00, 8 bytes, 1262 cycles, 50 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82001f00, 16 bytes, 1268 cycles, 100 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82002000, 32 bytes, 1302 cycles, 196 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82002100, 64 bytes, 5145 cycles, 99 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82002200, 128 bytes, 1493 cycles, 685 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82002300, 256 bytes, 1790 cycles, 1144 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x820e4000, 512 bytes, 6339 cycles, 646 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x820f4000, 1024 bytes, 2328 cycles, 3518 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82014000, 2048 bytes, 4498 cycles, 3642 Mbps, completion code = 0
    MESSAGE from 0x820d4000 to 0x82024000, 4096 bytes, 7584 cycles, 4320 Mbps, completion code = 0
    Input port 0 next expected ackID value: 0x18
    Output port 0 unacknowledged ackID: 0x18
    Output port 0 next transmitted ackID value: 0x18
    The output port 0 has encountered a failed condition. The failed port error threshold has been reached in the Port n Error Rate Threshold Register.
    The output port 0 has encountered a degraded condition. The degraded port error threshold has been reached in the Port n Error Rate Threshold Register.
    The output port 0 has encountered (and possibly recovered from) a transmission error. This bit is set when bit 16 is set.
    The input port 0 has encountered (and possibly recovered from) a transmission error. This bit is set when bit 8 is set.
    Port 0 OK condition. The input and output ports are initialized, and the port is exchanging error-free control symbols with the attached device.
    The port 0 received a packet-not-accepted acknowledge control symbol.
    The port 0 received an unexpected packet or control symbol.
    The port 0 detected a delineation error. The port received an unaligned /SC/ or /PD/ or undefined code-group. The capture registers do not have valid information during this error detection.
    Type of information logged: 2 (0 - packet, 1 - control symbol)
    captured error bit in the Port Error Detect Register: 11
    control symbol or Bytes 0 to 3 of the packet header that correspond to the error: 0x1c4f2f07
    Bytes 4 to 7 of the packet header that corresponds to the error: 0x0
    Bytes 8 to 11 of the packet header that corresponds to the error: 0x0
    Bytes 12 to 15 of the packet header that corresponds to the error: 0x0

  • Please share TI SRIO example project name and path.