This post is in continuation to an old post here
Here is the schematic. Request to review this and comment.
This is to interface an SRAM chip (non muxed data and address bus) to AM3505. It uses latch IC on GPMC data bus and GPMC_A1 to GPMC_A3 to connect to a 8Mbit SRAM
