This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to lower the power Consumption of C6678 during the idle time

Hi TI Engineer,

          In our application,C6678 works soon after powering on,but then it turns to a state that do nothing but detect the triggle command from EMIF16.You can think that C6678 is go into "sleep" to wait for "wake up".

          We only need EMIF16 and cores to work .And now we want to lower the power consumption during the"sleep".All the port(pcie srio hyperlink ddr etc) should work finelly before and after the sleep.

          Now we think there is several ways to lower down the power:

          1.lower the main freq of C6678 by configuring PLL.

           2.Disable the ddr module(because we think ddr cost a lot of power)

           3.power down most of the module by PSC.

           Could you tell me that which way could meet our requirements?Thank you very much.