• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 548 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

postdiv

Ganz
Intellectual 770 points

In the PLL documnet  SPRUGV2F it said the PREDIV is not implemented. How about the POSTDIV? There is a postdiv register in the document, but which one it is in the PLL and PLL Controller Bolck Diagram (page 1-1, Figure 1-1)? Maybe OUTPUT DIVIDE?

 

GanZ

  • 0
    TI__Mastermind 43660 points

    Hello GanZ,

    Sorry for the misinterpretation.

    As mentioned in the revision history of SPRUGV2F, the POSTDIV register has been removed in revision B itself. There is a documentation bug as the POSTDIV register content is not removed yet. Hopefully it will be corrected in the next revision.

    The OUTPUT DIVIDE is a part of SECCTL register (Bits 19:22).

    Regards,

    Senthil

  • 0 in reply to Senthilkumar Srinivasan
    Intellectual 770 points

    Senthill,

    Thanks for the Clatification.

    I have a following up question. In map file used by romparse utility there are three sw_pll parameters

    sw_pll_prediv, sw_pll_premult, sw_pll_postdiv. Is sw_pll_premult correspondind to PLLM? How about  sw_pll_prediv and sw_pll_postdiv? Which one is used to set PLLD?

     

    GanZ

     

  • 0 in reply to Ganz
    TI__Mastermind 43660 points

    Hello GanZ,

    I believe the sw_pll_parameter is for PLLM and sw_pll_prediv parameter is for PLLD. The sw_pll_postdiv is not applicable for Keystone1 devices as their PLL controller doesn't have POSTDIV block.

    Regards,

    Senthil