• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 261 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DM814x GPIO Frequent

anti max
Intellectual 545 points

Hi，

        I need  make a wave to flash the FPGA with GPIO.  I use the IPNC kernel, but the GPIO  frequency is as slowly as 25Khz.I do not know why. It make me use a long time to start  .The max gpio frequency is 2Mhz  in the datasheet.

But how can I improve the gpio frequency ? Whether GPIO have another PLL source.?The sysclk6 is the only one that I just see. And i can not find anything about sysclk6 divider in the datasheet。 My PLL config is below。

ARM clk: 720MHz
DDR clk: 400MHz
L3 clk: 200MHz
IVA clk: 450MHz
ISS clk: 400MHz
DSP Default OFF
DSS Default OFF

  • 0
    TI__Guru**** 170625 points

    Hi Antimax,

    The DM814x GPIO module has two input clock signals:

    1. sysclk6 which is the functional and interface clock. By default (at OPP100) its frequency is 100MHz, and can be increased to 110MHz (at OPP120/166).

    2. sysclk18 is the debounce clock, its frequency is fixed (can not be changed) to 32.768KHz.

    Refer to the below wiki page:

    http://processors.wiki.ti.com/index.php/TI81XX_PSP_PM_CLOCK_FRAMEWORK_User_Guide

    root@dm814x-evm:/sys/kernel/debug/clock/osc0_clkin_ck/l3_dpll_clkin_ck/l3_dpll_ck/sysclk4_ck/sysclk6_ck/gpio1_ick# cat rate
    100000000

    root@dm814x-evm:/sys/kernel/debug/clock/rtc_divider_ck/audio_prcm_clkin_ck/sysclk18_ck/gpio1_dbck# cat rate
    32768

    BR
    Pavel