EDMA transfer controller ERRDET code 9h

Bradley Baker1

Other Parts Discussed in Thread: OMAPL138, OMAP-L138

This is my first attempt at EDMA for the DSP core of the L138. It is programmed to receive McASP serial and write it to a pair of ping-pong buffers. The McASP code has been tested using CPU polling.

I have programmed the two PaRAM for ping and pong as well as PaRAM 0 (for McASP RX). The EDMA interrupt for McASP occurs as it should. I observe the addresses changing in the TC0 DFDSTBREF register, indicating that it is switching between ping and pong for the destination. However, the ping pong buffers never fill and I have a TC ERRSTAT value of 0x1 and a TC ERRDET value of 0x9 indicating "Write addressing error".

The channel destination address in the PaRAM is a (uint32_t) value thusly:

uint32_t ping_buf[BUFSIZE], pong_buf[BUFSIZE];

...

paramSet.destAddr = (uint32_t)ping_buf;

...

The source address is the McASP receive buffer DMA port address, RBUF (0x01D02000). What can I observe to see why it is not writing data to the destination?

over 11 years ago

0 Sivaraj Kuppuraj over 11 years ago

TI__Mastermind 35645 points

Hi,

Thanks for your post.

Which TI sofware package are you using? Are you using BIOS SDK or any legacy SDK?

Is it your own custom board or TI EVM/LCDK board?

We would recommend you to use MCSDK 1.01 for OMAPL138 LCDK which includes EDMA3 , McASP & McBSP LLD's and it uses ping pong buffer mechanism for DMA Tx/Rx/ transfers. You could use McASP audio example project in the MCSDK package in which you can refer EDMA ping pong buffer code.

The main TI wiki page of MCSDK 1.01 user guide which includes the getting started guide, exploring guide, tools are found at http://processors.wiki.ti.com/index.php/MCSDK_User_Guide_for_OMAPL138

You could download MCSDK 1.01 product as below:

http://processors.wiki.ti.com/index.php/MCSDK_OMAPL138_User_Guide_Chapter_Downloads#Product_Downloads

To load and run DSP applications on MCSDK, please refer the below wiki:

http://processors.wiki.ti.com/index.php/MCSDK_OMAPL138_User_Guide_Chapter_Tools#Loading_and_Running_DSP_applicaton

For OMAPL138 SW & HW Comparison,

http://processors.wiki.ti.com/index.php/OMAPL138_SW_%26_HW_Comparison

Thanks & regards,

Sivaraj K

-------------------------------------------------------------------------------------------------------

Please click the Verify Answer button on this post if it answers your question.

-------------------------------------------------------------------------------------------------------

0 Bradley Baker1 over 11 years ago in reply to Sivaraj Kuppuraj

Prodigy 140 points

Thank you. We are using OMAP-L138 LCDK and the MCSDK will be useful. As it turns out the problem has been resolved through additional searching in the single core forum.

The L2 is accessible through two memory locations 0x00800000 and at 0x1180000 though it is the same physical memory. The linker was placing the ping pong buffers in L2 RAM in the 0x00800000 address space. The EDMA can access this memory only through the 0x1180000 addresses however. I have changed the destination addresses in the PaRAM configuration to these addresses.

The only place I could find documentation on this was the L138 memory map itself , Table 3-4 in SPRS586i, which shows the memory ranges accessible by various elements in the L138.

-- bb

0 Sivaraj Kuppuraj over 11 years ago in reply to Bradley Baker1

TI__Mastermind 35645 points

Hi Bradley,

Thanks for your update.

We are glad that your issue got resolved.

Thanks & regards,
Sivaraj K

Processors

Processors forum

EDMA transfer controller ERRDET code 9h