This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Minimizing HS Clock Power During Sleep

Other Parts Discussed in Thread: TPS65950

I want to minimize the power consumed during sleep/off modes, and so want to power down the external 26MHz oscillator that feeds the TPS65950 and the OMAP-3530, as shown in Russ Dill's Beagleboard mod (http://groups.google.com/group/beagleboard/browse_thread/thread/197a8ef6b46cc828).  He suggests tying the oscillator enable line to the VPLL1 line.

Does anyone see any issues with this approach, such as power or clock sequencing?

 

Thanks,

 

Chris