Hi
In our board CPU is master and DSP is slave.
CPU driving clock to DSP.
The clock rise and fall time is poor shown 2.
Do you know why?
1. CPU clock output
2. CPU connector to DSP(AA21,Y20)
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi
In our board CPU is master and DSP is slave.
CPU driving clock to DSP.
The clock rise and fall time is poor shown 2.
Do you know why?
1. CPU clock output
2. CPU connector to DSP(AA21,Y20)