The Hardware Design Guide for KeyStone I Devices on page 31 seems to indicate that the PCIECLKp pins cannot be clocked at 125MHz. However page 32 (2-6) of KeyStone Architecture Peripheral Component Interconnect Express (PCIe) User Guide shows a 20x multiplier is possible in the PCIe PLL which would result in 2.5GHz from 125MHz which is the target clock rate. Can someone clarify whether a 125MHz oscillator will work as the PCIe clock?