We are designing a new board where the 6670 DSP is interfaced to a Xilinx FPGA via PCIe.
We read in your document the throughput figures referring to read only and write only data transfers.
Is there any impact on these figures when on the same interface there is a bidirectional data flow (read & write simultaneously) ?
Thank you in advance for your kind feedback,
Enrico
