• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 395 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SRIO DirectIO from DDR?

Michael Stich
Expert 1505 points
Other Parts Discussed in Thread: SYSBIOS

This question was addressed a couple years ago, but I can't get it to work. I'm new to the C66, SRIO and SYSBIOS in general, so I'm struggling a bit with the learning curve.

I'm using the EVM6678.  I have a demo gleaned from posts by Travis that I have gotten to work with L2SRAM.  It creates 2 variables in L2, and uses SRIO Loopback mode to write from one to the other in DirectIO mode.  (I did the proper local->global address translation before passing the source and destination to the LSU) Works fine.  If I move the two variables to DDR3 space (and remove the local to global address translation), it does not work.  The previous thread (http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/t/215645#pi316458=1)  suggests it should work.

Is there anything else I need to do to get this to go?

(My ultimate goal is to stream data as fast as possible from the DDR3 to the SRIO which will be connected to an FPGA.  I'm not too worried about errors and retries, and I expect nothing back from the FPGA.  If someone could direct me to an example similar to this scenario it would be greatly appreciated.)

Thanks in advance

Mike

  • 0
    TI__Mastermind 18256 points
    Hi Mike,

    have you configured the DDR3 interface?

    If no, the easiest way to get started is using the GEL-file for the C6678 EVM ..

    Kind regards,
    one and zero
  • 0 in reply to one and zero
    Expert 1505 points

    1&0,

    Yes, I can read/write to DDR3 no problem.  Initialized that via the "platform_init()" function in the PDK.

    What I did just discover is if the source is in DDR3 and the destination in L2, that also works.  Not sure why DDR3 -> DD3 doesn't.  In any case, that indicates that my eventual target scenario should work, since I will be streaming from DDR3 out to the FPGA.

    Mike