C6657 timer output for TOUTH

Kzk

Hello,

I want to know TOUTPSEL register in C6657 Data manual. What is output from TIMO0 pin when I configure TOUTPSEL0 bit as TOUTHx? I can't find out a description about TOUTH below.
KeyStone Architecture TIMER64P User Guide (SPRUGV5A)

Regards,
Kazu

over 10 years ago

0 Senthilkumar Srinivasan over 10 years ago

TI__Mastermind 43660 points

Hello Kazu,

When operating in 32-bit mode, the timer is split into two independent 32-bit timers. Each timer is made up of two 32-bit counters: a high counter and a low counter. The timer pins, TINPLx and TOUTLx are connected to the low counter. The timer pins, TINPHx and TOUTHx are connected to the high counter.

When you configure the TOUTPSEL0 bit as TOUTHx, the respective high counter (TOUTHx) is connected to the TIMO0 pin.

Regards,

Senthil

0 Kzk over 10 years ago in reply to Senthilkumar Srinivasan

Genius 5785 points

Hello Senthil,

Thank you for your answer. Please let me check again to be sure. Does the high counter mean TIMHI (not TIMLO) in the "Dual 32-Bit Timers Unchained Mode" as operating two independent 32-bit timers?

Regards,
Kazu

0 Senthilkumar Srinivasan over 10 years ago in reply to Kzk

TI__Mastermind 43660 points

Hello Kazu,

Yes, your understanding is absolutely correct.

Regards,
Senthil

Processors

Processors forum

C6657 timer output for TOUTH