This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UART receive causing knl.Clock assert?

Other Parts Discussed in Thread: SYSBIOS

I am using the UART at 115KB and have added additional code to be processed in my foreground loop (1ms ISR).

It ran fine with and without using a UART ISR. But the latest code stops receiving data.

2 boxes talking to each other, sending 10 bytes to each other every 1ms. Also have an Ethernet comm channel - the primary box.

FIFO set up polling, no ISR, no DMA. I have two different scenarios. In one scenario I crash with a "ti.sysbios.knl.Clock: line 189: assertion failure: A_badThreadType: Cannot create/delete a Clock from Hwi or Swi thread.

<<exception raised>>

In the other, no assertion, but the receiver side stops receiving data. But both boxes are still transmitting - sniffing the RS-232 line. 

This all happened when additional code was added.

a) could the 1ms foreground ISR be killing me?

b) what can I check on the UART side to see what is happening?

Thanks,

  • Hi David,
    Apologies for Delayed Response.

    Please update me with these information.
    Which version of CCS and which version of SYS/BIOS you are using ?
    Which code you are working with? Is it TI example code or your own custom code ?
    Also, please give information of the board, Is it TI EVM or your own board?