Hi!
I specified the 64P L2CFG Mode to use 256kBytes of memory for cache using DSP/BIOS on the user interface displayed when double clicking the BIOS configuration file which was added to the project. There is also a need to specify MAR bits. According the gel file, the shared RAM starts at 0x80000000 and the SDRAM starts at 0xC0000000. The shared RAM address is described as CPU internal RAM, by the DSP/BIOS. I will not be using the ARM so I am wondering about the meaning of "shared RAM". Would it be correct to set MAR bits 192-233 to 0x0000000f in order to enable the CPU cache for the 64MBytes of SDRAM properly?
Thanks!
Atmapuri