In SPRU317K section 3.6, Figure 2 shows the DSP Clock Generator output is the "CPU Clock". This output goes to the CPU, peripherals & other modules. Is the EMIF run at the "CPU Clock" speed? The "CPU Clock" also goes into the CLKDIV and the output signal goes to the CLKOUT pin. How's this signal being used?